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In the recent years, there has been considerable interest in the realization of high speed, small-size 
and low-power consuming devices and systems. As a consequence, the search for new principle of operation 
of the small-size, high speed and low-power device is becoming more and more important. In our earlier 
paper, it has been established that SON technology, not only improve the dc performance with reduce a 
short-channel effect and threshold voltage, it also improves the frequency response due to improvement in 
conductance and reduced parasitic effect. Further, it is already in our knowledge that SCEs are suppressed 
in dual material gate MOSFETs because of the perceivable step in the surface-potential profile, which 
screens the drain potential. The concept of dual material gate has been applied to SON MOSFETs struc-
ture and the features exhibited by resulting new SON structure has been examined for the first time by 
developing an analytical model and the result agree well with the MEDICI simulation  values. In order to 
substantiate the merits of the proposed SON MOSFETs, a MOS Inverter is realized using the SON 
MOSFETs and its performance is investigated as an aid to the high-speed, ultra-dense and low-power cir-
cuit related work. 
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1. INTRODUCTION 
 
Continuous progress in semiconductor technology 
has enabled the relentless evolution of electronics, in-
formation technology and communication [1-3]. It is evi-
dent that power consumption, leakage issues, scalability 
and noise immunity will be the bench mark for future 
devices in VLSI circuit design. Since the speed of 
MOSFET is intrinsically limited by the carrier transit 
time, the most obvious approach to improve the device 
speed is to reduce the gate length [4-6]. When the gate 
length is aggressively scaled, the gate begins to lose con-
trol over the channel and the parasitic condition results 
in saturation, possibly in a reduction of transconduct-
ance and in an increase of drain conductance [7-10]. It 
has already been established that under sub 100 nm 
regime, conventional MOSFET scaling concepts will be 
confronted with physical limitations-the lattice constant 
of Si. The major problems of scaling down the conven-
tional MOSFETs include: (a) quantum mechanical tun-
nelling through the thin gate oxide, from source to drain 
and from drain to body; (b) threshold voltage control in-
duced by random doping effects; (c) short channel effects 
(SCE) and mobility degradation; and (d) process control 
of thin layer uniformity and accurate lithography and 
implantation. In order to extend the lifetime of the Si-
based CMOS technology, devices with new structures 
and/or new materials need to be considered [11-15]. Sev-
eral performance boosters have been proposed in the 
literature and the International Technology Roadmap 
for Semiconductor (ITRS) suggest that one or more tech-
nology boosters may be required for devices beyond the 
45 nm technology node in order to sustain the increase of 
intrinsic device speed [16]. Continuous down scaling of 
bulk MOSFET produces strong short channel effects and 
consequently a high leakage current which limits farther 
miniaturization of MOSFET [17-20]. Major issue with 
future MOSFET is how to handle different short-channel 
effects [21-25]. New device structures like thin-body fully 
depleted Silicon-On-Insulator (SOI) and recently devel-
oped Silicon-On-Nothing (SON) MOSFET, offer ad-
vantages over the conventional transistors. In a SOI or 
SON MOSFET, SCEs are influenced by thin-film thick-
ness, thin-film doping density, substrate biasing, buried 
oxide thickness, processing technology and material used 
as gate oxide layer or as BOX layer. SON is found to be 
more resistive against different short channel effects, 
more specially Drain Induced Barrier Lowering (DIBL) 
and two dimensional charge sharing effect modifies 
threshold voltage of device with small channel length. In 
long channel devices, gate can be considered to be com-
pletely responsible for depleting the channel, whereas in 
every short channel devices, a significant portion of the 
depletion region charge under the gate is actually due to 
drain and source junction depletion rather than the bulk 
depletion induced by the gate and this effect is known as 
two-dimensional charge sharing effect. Use of different 
dielectric materials as GOX or BOX layer, modifies the 
coupling effect of the lateral field and vertical field at 
different regions of the device and modifies its perfor-
mance and which initiates the advantages of SON over 
SOI structure. In this paper, we have assumed our pre-
viously developed analytical models [RF] together with 
the dual material gate concept to realize a typical CMOS 
inverter circuits with SON MOSFETs and its perfor-
mance is studied analytically and compared with result 
associated with CMOS and SOI based inverters. Power 
dissipation, propagation delay, dc characteristics, fre-
quency response, are investigated. This type of combined 
analytical and simulation approach allows us to predicts 
the technology road map for future ultra-dense, low-
power nano-electronics devices and their efficiency in RF 
frequency range. 
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2. MODEL 
 
Currently there is no well-established analytical 
model for SON MOSFET. Hence, an analytical model is 
developed [5, 7] by us to estimate the essential parame-
ters (like surface potential, electrical field, threshold 
voltage, DIBL etc) for SON MOSFETs  they are then 
used to realize a inverter circuit as an aid to digital cir-
cuit related work. We tried to evaluated power dissipa-
tion, propagation delay, frequency response of SON 
based inverter to establish SON’s superiority over SOI 
MOSFET’s. A more realistic generalized three-interface 
compact capacitance threshold voltage model of SON 
MOSFET is developed and relevant analytical expres-
sions are derived [4, 5, 7]. The current voltage model is 
developed using the derived expression and the basic 
charge control analysis incorporating necessary short-
channel phenomena. Analytical model is developed for 
SON MOSFET with an intention for using it in digital 
circuits to get low power VLSI chips. Analysis is limited 
here on SON based NOT gate (inverter) [Fig. 1] only to 
have a feeling of the effects of the changes of the device 
dimension on the power consumption, circuit speed  and 
different threshold voltage modifying short channel phe-
nomena like junction-induced 2D-effects.We have inves-
tigated the effect of device parameters on surface poten-
tial, threshold voltage, on and off current, sub-threshold 
slope and DIBL expression.The SON-MOSFET technol-
ogy is found to offer devices with further scalability and 
enhanced performance in terms of threshold voltage roll-
off, sub-threshold slope and greater current derivability 
thereby  providing  scope  for  further  miniaturization  of  
devices [4, 5, 7] and much better performance improve-
ment [26]. SOI/SON-MOSFET layered structure and its 
equivalent capacitive model are depicted in Fig. 2 and 
Fig. 3, respectively [5]. In the present work, we have 
adopted the SON’s analytical model of our previous work 
[7] and extended SON’s merits in a digital circuit reali-
zation. The various expressions for SON-MOSFET 
adopted in our present analysis are presented here for 
individual SON and in performance analysis we have 
incorporated combination of both the SONs. 
 
2.1 Equivalent Capacitive Model 
 
A layered structure of a SON MOSFET is shown in 
Fig. 2. The structure considered here has poly silicon 
(n+) gate. Let tGOX, tSi, tBOX/air and tsub be the thickness 
of gate oxide, silicon channel layer, BOX layer and sub-
strate layer respectively. L is the effective channel 
length of the device.  
 
 
Fig. 1 – Circuit of SON based inverter 
 
 
Fig. 2 –  SOI/SON-MOSFET layered structure 
 
 
 
Fig. 3 – Equivalent capacitance model 
 
In Fig. 3 CGOX  is the gate oxide capacitance, C¢BOX is 
the capacitance due to substrate bias and CBOX is the 
capacitance due to fringing field, Cif(1,2,3) are the interface 
state capacitances for three interfaces, ,effSi dC is the silicon 
channel depletion capacitance. VFB1 is the flat band volt-
age at the front interface of the channel due to gate; VFB2 
is the flat band voltage at the channel back interface due 
to source/drain and VFB3 is the flat band voltage at the 
back interface of the channel due to substrate. 
 
2.2 Fringing Field Effect 
 
Till now, two dimensional potential profile in BL re-
gion is quite complex to determine but capacitive model 
could be a possible solution to that problem [4]. Lateral 
field penetration from source and drain in the BOX in a 
fully  depleted  SOI/SON  MOSFET  is  responsible  for  a  
dramatic increase of short-channel effects [30]. The cou-
pling between channel  back interface  potential  and the 
source or drain potential through burred layer can be 
represented by two capacitor (CBOX) [7]. Both the capaci-
tor have identical values for low VDS with horizontally 
symmetrical potential distribution in BL around the 
channel center and they can be expressed as [28]. 
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2.3 Channel Lateral Field Effect 
 
Channel effect lateral field effect due to high drain 
biased induced field in a short channel device can be 
incorporated in the threshold voltage model through a 
well known technique “voltage dropping transfor-
mation(VDT)” [29]. According to VDT, the effects of 
lateral field in the channel initiated by source and 
drain junctions are equivalent to a reduction in the 
effective channel doping [30]. Using VDT for modeling 
short channel effects (DIBL), the effective channel dop-
ing is given by [31] 
 
 e= -
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where *DSV  is an effective voltage given by 
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Here VDS is the drain-source voltage, 
( ) ( )= 2lnbi B A D iV k T q N N n  is the built in potential, kB is 
Boltzman constant, Y2 is the bottom potential of the chan-
nel area and NA is the silicon impurity doping concentra-
tion. Appling voltage doping transformation, the effective 
channel depletion layer capacitance is given as [4] 
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Here Qd is the total charge per unit area of silicon 
channel. 
In a short channel device, threshold voltage is a 
function of drain bias or channel potential. V(x) thresh-
old voltage expression can be written as 
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 Ion  = WCG(eff)(VDD – Vt)vs,  
 
 Ioff = I0 10 – (Vn(low) – ΔVn(DIBL)).  
 
where Ion = ²on state current². Ioff = ²off state current². 
Vt(low) is average current velocity at low VDS and 
ΔVn(DIBL) is Vt reduction. 
Subs threshold slope: 
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Vs = average current velocity near the source, ²W² is the 
width, eox and tox are gate oxide permittivity and thick-
ness, respectively. All the symbols have the usual sig-
nificance as [5]. 
 
2.4 Propagation delay 
 
In our analysis, we will calculate the propagation 
delay of an Inverter. Looking at the high-to-low transi-
tion for Vout for the inverter, we follow the trajectory of 
the nMOS current-voltage transistor characteristic. 
The load capacitance CL consists of two major com-
ponents. 
1. The total gate capacitance CG that  is  the  gate  ca-
pacitance of the transistors being driven by the inverter. 
2. A parasitic capacitance CP that results from the 
drain diffusions of the driving inverter and the wiring 
to the gates being driven. 
We add the values of CG and CP to obtain the total 
load capacitance CL. Substituting CG + CP for CL, we 
find the value of tPHL to be and tPLH also [32] 
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The average propagation delay tP can be estimated 
by averaging the transition times as shown in 
 
tp = (tPHL + tPLH)/2. 
 
2.5 Power dissipation 
 
In an Inverter, power dissipation has three compo-
nent: like Dynamic power dissipation, short circuit 
power dissipation and static power dissipation (leakage 
and sub-threshold leakage). When the inverter is in 
either of its stable state (ON or OFF) there is only stat-
ic power dissipation which is contributes less than 20 % 
of the total power dissipation of the inverter [33]. The 
dynamic power dissipation (which is the most signifi-
cant contributor of power dissipation) occur during 
change of state (OFF to ON or ON to OFF). The short 
circuit power dissipation is not directly related to In-
verter, rather it occurs due to non ideal input or output 
signal with finite noise and fall times [32]. Hence we 
have incorporated in our calculation dynamic and static 
dissipation only and ignored the short circuit power 
dissipation [34-36]. 
Where Dynamic power dissipation: 
 
 
( )
2
0
2
1
.
T
out
dn out LOAD
T
out
dd out LOAD
T
dVP V C dt
T dt
dVV V C dt
dt
é æ ö= - +ê ç ÷è øë
ùæ ö+ - úç ÷è ø û
ò
ò
  
 
Static power or leakage power: 
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3. RESULT AND DISCUSSION 
 
To study the advantages of SON device in a SOI 
and CMOS logic circuit, SON based inverter circuit is 
studied by developing the analytical model of SON de-
vice. In the present work , the effectiveness of dual ma-
terial gate has been applied to the SON MOSFET 
structure and the features shown by the proposed 
structure have been examined by the first time devel-
oping a 2D analytical model and it is exhibited that the 
result obtained form the proposed model agree well 
with the MEDICI simulation results. It also empha-
sized that the proposed structure leads to reduced 
SCEs, as the surface potential profile shows a step at 
the interface of the two metal which reduced drain con-
ductance are DIBL. The power consumption of SON 
based  inverter  is  found  to  be  5.26  %  lower  than  SOI  
based inverter and 34.08 % lower than COMS inverter. 
the signal transmission time is 5.27 % lesser than SOI 
based inverter  and 34.20 % less  than CMOS.  Load ca-
pacitance is the least for SON based inverter among 
the three similar inverter circuits. 
 
 
Fig. 4 – ID-VDS Curve for the inverter 
 
Fig. 4 represents the ID-VDS characteristics of SON 
MOSFETs  based  on  ours  calculations  and  SOI  
MOSFETs at room temperature for a gate voltage 
range 0 to 2 volt. A significant drain current enhance-
ment in SON MOSFETs is observed compared to bulk 
MOSFETs is observed which affects the circuit efficien-
cy in CMOS logic techniques. 
The switching Characteristics for a SON bassed in-
verter (Fig. 1) are depicted in Fig. 5. It appears that 
SON based inverter is faster than CMOS inverter  and 
SOI inverter. 
Fig. 6  shows the variation of power dissipation with 
frequency of the input signal. It appears that the power 
dissipation is lower for SON based inverter compared to 
CMOS inverter and SOI inverter. In order to establish the 
performance supremacy of the present SON based inverter 
a Table 1 is provided depicting various parameters. Typical 
parameters used for such performance comparison are: 
W = 1 micro meter, Lz = 120 nano meter, Cgox = 44.45 aF.  
Similarly a Bar chart is also given in Fig. 7 to visu-
alize the performance variation of difficult devices and 
inverter based on those devices. 
 
 
 
 
Fig. 5 – Simulates the switching characteristics for the SON-
based inverter 
 
 
 
Fig. 6 – Frequency response of inverters 
 
 
 
Fig. 7 – Bar chart showing power dissipation and Propagation 
Delay for Various types of inverter 
 
Table 1 – Calculated /simulated parameters for inverter with 
different device structure scheme 
 
Device Threshold 
Voltage 
(v) 
Power de-
capita-tion 
10 Ghz 
frequency 
(micro watt) 
Propa-
gation 
delay 
(pico sec) 
Load capaci-
tance 
(ff) 
MOS 0.2503 140.91 3.535 2.865 ´ 10 – 9 
SOI 0.1926 110.62 2.773 2.219 ´ 10 – 9 
SON 0.1848 105.09 2.634 2.104 ´ 10 – 9 
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Table 2 – Power dissipation and propagation delay of inverter 
for various device parameter 
 
Device  Na = 1 –
10 ´ 1021 
 
Lz = 50 –
330 ´ 10 – 9 
 
Tgox =  
2.5 – 8.5 ´ 10 – 9 
Tsi = 30 –
90 ´ 10 – 9 
 
MOS Power 
(mW) 
596.61 –
 600.19 
758.81 –
 728.12 
264.14 –
 266.33 
610.24 –
 614.13 
Delay 
(pS) 
2.213 –
 2.200 
2.665 –
 2777 
0.984 –
 0.976 
2.303 –
 2.288 
SOI Power 
(mW) 
492.13 –
 494.63 
592.01 –
 570.64 
267.83 –
 269.53 
480.60 –
 482.93 
Delay 
(pS) 
1.761 –
 1.752 
1.990 –
 2.065 
0.955 –
 0.949 
1.731 –
 1.722 
SON Power 
(mW) 
469.78 –
 471.92 
592.45 –
 574.15 
265.11 –
 268.04 
478.09 –
 480.81 
Delay 
(pS) 
 
1.670 –
 1.662 
2.019 –
 2.084 
0.938 –
 0.928 
1.714 –
 1.704 
 
4. CONCLUSION 
 
In the present work we have used our analytical model 
for SON MOSFET and shown its supremacy over other 
device like SOI and CMOS devices. We have employed 
over SON model to realize an inverter and studied 
Table 3 – Comparative study of dissipation, delay, capacitance 
respected to SON based inverter 
 
Device Power Dissipa-
tion (Micro 
Watt) 
Propagation 
Delay (pico 
sec) 
Load Capaci-
tance (nF) 
SON 105.09  2.634  2.104 ´ 10 – 9 
SOI 5.26 %  More 
than SON 
5.27 % More 
than SON 
5.46 % More 
than SON 
MOS 34.08 %  
More than 
SON 
34.20 % More 
than SON 
36.16 %  
More than SON 
 
its performance with SOI/CMOS inverter. The impact 
of  reduced  SCEs  on  the  performance  of  120  nm  SON  
MOSFETs circuits is investigated here using the devel-
oped analytical model of SON MOSFETs devices. Sig-
nificant enhancement in the circuit performance is pre-
dicted for SON based circuit thereby offering more ad-
vantages for low power VLSI circuit. 
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